UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/814,483	03/31/2004	Gerald L. Dybsetter	15436.366.1	7758	
22913 Workman Nyde	7590 12/22/201 egger	0	EXAM	IINER	
1000 Eagle Gat	1000 Eagle Gate Tower			PATEL, NIMESH G	
60 East South T Salt Lake City,			ART UNIT	PAPER NUMBER	
•			2111		
			MAIL DATE	DELIVERY MODE	
			12/22/2010	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)	
	10/814,483	DYBSETTER ET AL.	
Office Action Summary	Examiner	Art Unit	
	NIMESH G. PATEL	2111	
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet w	th the correspondence address -	-
A SHORTENED STATUTORY PERIOD FOR REPI WHICHEVER IS LONGER, FROM THE MAILING I Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNION 136(a). In no event, however, may a red will apply and will expire SIX (6) MON te, cause the application to become AE	CATION. eply be timely filed ITHS from the mailing date of this communica BANDONED (35 U.S.C. § 133).	
Status			
 1) Responsive to communication(s) filed on 27 s 2a) This action is FINAL. 2b) This 3) Since this application is in condition for allows closed in accordance with the practice under 	is action is non-final. ance except for formal matt	•	s is
Disposition of Claims			
4) ☑ Claim(s) 1-39 and 41 is/are pending in the ap 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☑ Claim(s) 1-39 and 41 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	awn from consideration.		
Application Papers			
9) The specification is objected to by the Examination 10) The drawing(s) filed on 31 August 2004 is/are Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examination is objected to by the Examination is objected.	e: a)⊠ accepted or b)□ obe e drawing(s) be held in abeyar ction is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.12	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority documer application from the International Burea * See the attached detailed Office action for a list	nts have been received. nts have been received in A ority documents have been au (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachment(s)	A) □	Nummary (DTO 412)	
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>20101117</u>. 	Paper No(Summary (PTO-413) s)/Mail Date nformal Patent Application 	

Application/Control Number: 10/814,483 Page 2

Art Unit: 2111

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-5, 8-10, 12, 13, 23-26, 28-30 and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Creedon et al.(US 6,385,669) and Kitamura(US 2002/0029233).
- 3. Regarding claim 1, Creedon discloses a system that includes a master component(Figure 1, 10) that is configured to communicate with one or more slave components(Figure 1, 11) over a clock wire(Figure 1, 12) and a data wire(Figure 1, 13), a method for the master component communicating over the data wire while enabling recovery of synchronization between the master component and the one or more slave components, the method comprising the following: determining that an operation is to be performed on a slave component of the one or more slave components(Column 4, Lines 60-61); monitoring the data wire of the two-wire interface upon determining that the operation is to be performed on the slave component; detecting at least a predetermined number of "n" consecutive bits of the same binary polarity have occurred on the data wire during the act of monitoring the data wire, the predetermined number of consecutive bits comprising a frame preamble(Column 4, Lines 62-67); asserting the frame of a two-wire interface on the data wire in response to the act of detecting that the predetermined number of consecutive bits of the same polarity have occurred on the data wire(Figure 4; Column 5, Line 7).
- 4. Creedon does not specifically disclose transmitting a frame of data over the data wire with a bit interspersed among the data that is opposite in polarity with respect to the preamble

Application/Control Number: 10/814,483 Page 3

Art Unit: 2111

bits' polarity, the opposite polarity bit being interspersed among the data at a regular frequency that is at least every "n" bits. However, Kitamura discloses transmitting a frame of data over the data wire with a bit interspersed among the data that is opposite in polarity with respect to the preamble bits' polarity, the opposite polarity bit being interspersed among the data at a regular frequency that is at least every "n" bits(Paragraph 3). It would have been obvious to one of ordinary skill in the art to combine the teachings of Creedon and Kitamura since this will prevent consecutive bits of data of the same polarity being confused with the preamble of consecutive bits.

- 5. Regarding claim 2, Creedon discloses a method, wherein the two-wire interface is a guaranteed header two-wire interface(Figure 4).
- 6. Regarding claim 3, Creedon discloses a method, wherein the two-wire interface is not a guaranteed header two-wire interface(Column 4, Line 67-Column 5, Line 6).
- 7. Regarding claim 4, Creedon discloses a method, wherein the act of detecting at least the predetermined number of consecutive bits comprises the following: detecting at least the predetermined number of consecutive bits of a logical one(Column 4, Lines 62-67).
- 8. Regarding claim 5, Creedon discloses a method, wherein the data wire is pulled high when no components are asserting binary values on the data wire(Column 4, Lines 43-44).
- 9. Regarding claim 8, Creedon discloses a method, further comprising the following: the master component asserting a clock signal on the clock wire during at least some of the act of monitoring the data wire(Column 4, Lines 62-67).
- 10. Regarding claim 9, Creedon discloses a method, further comprising the following: the master component asserting a voltage level on the data wire during only a portion of the act of monitoring(Column 4, Lines 62-67).

- 11. Regarding claim 10, Creedon discloses a method, wherein the data wire is pulled high when no components are asserting binary values on the data wire(Column 4, Lines 43-44).
- 12. Regarding claim 12, Creedon discloses a method, further comprising the following: the master component refraining from asserting a voltage level on the data wire during the act of monitoring(Column 4, Lines 62-67).
- 13. Regarding claim 13, Creedon discloses a method, wherein the data wire is pulled high when no components are asserting binary values on the data wire(Column 4, Lines 62-67).
- 14. Regarding claim 23, Creedon discloses a system comprising the following: a master component(Figure 1, 10); a slave component(Figure 1, 11); a clock wire(Figure 1, 14) interconnected between the master component and the slave component; a data wire(Figure 1, 13) interconnected between the master component and the slave component, wherein the master component is configured to perform the following: determining that an operation is to be performed on the slave component(Column 4, Lines 60-61); monitoring the data wire of the two-wire interface upon determining that the operation is to be performed on the slave component; detecting at least the predetermined number of consecutive bits of the same binary polarity have occurred on the data wire during the act of monitoring the data wire, the predetermined bits comprising a frame preamble(Column 4, Lines 62-67); and asserting a frame of a two-wire interface on the data wire in response to the act of detecting that the predetermined number of consecutive bits of the same polarity have occurred on the data wire(Figure 4; Column 5, Line 7).
- 15. Creedon does not specifically disclose transmitting a frame of data over the data wire with a bit interspersed among the data that is opposite in polarity with respect to the preamble bits' polarity, the opposite polarity bit being interspersed among the data at a regular frequency that is at least every "n" bits. However, Kitamura discloses transmitting a frame of data over the

data wire with a bit interspersed among the data that is opposite in polarity with respect to the preamble bits' polarity, the opposite polarity bit being interspersed among the data at a regular frequency that is at least every "n" bits(Paragraph 3). It would have been obvious to one of ordinary skill in the art to combine the teachings of Creedon and Kitamura since this will prevent consecutive bits of data of the same polarity being confused with the preamble of consecutive bits.

- 16. Regarding claim 24, Creedon discloses a system, wherein the two-wire interface is a guaranteed header two-wire interface(Figure 4).
- 17. Regarding claim 25, Creedon discloses a system, wherein the two-wire interface is not a guaranteed header two-wire interface(Column 4, Line 67-Column 5, Line 6).
- 18. Regarding claim 26, Creedon discloses a system, wherein the data wire is pulled high when no components are asserting binary values on the data wire(Column 4, Lines 43-44).
- 19. Regarding claim 28, Creedon discloses a master component that is configured to do the following when coupled to a slave component via a clock wire and a data wire: determining that an operation is to be performed on the slave component; monitoring the data wire of the two-wire interface upon determining that the operation is to be performed on the slave component(Column 4, Lines 60-61); detecting at least the predetermined number of consecutive bits of the same binary polarity have occurred on the data wire during the act of monitoring the data wire, the predetermined bits comprising a frame preamble(Column 4, Lines 62-67); and asserting a frame of a two-wire interface on the data wire in response to the act of detecting that the predetermined number of consecutive bits of the same polarity have occurred on the data wire(Figure 4; Column 5, Line 7).
- 20. Creedon does not specifically disclose transmitting a frame of data over the data wire with a bit interspersed among the data that is opposite in polarity with respect to the preamble

bits' polarity, the opposite polarity bit being interspersed among the data at a regular frequency that is at least every "n" bits. However, Kitamura discloses transmitting a frame of data over the data wire with a bit interspersed among the data that is opposite in polarity with respect to the preamble bits' polarity, the opposite polarity bit being interspersed among the data at a regular frequency that is at least every "n" bits(Paragraph 3). It would have been obvious to one of ordinary skill in the art to combine the teachings of Creedon and Kitamura since this will prevent consecutive bits of data of the same polarity being confused with the preamble of consecutive bits.

- 21. Regarding claim 29, Creedon discloses a master component, wherein the two-wire interface is a guaranteed header two-wire interface(Figure 4).
- 22. Regarding claim 30, Creedon discloses a master component, wherein the two-wire interface is not a guaranteed header two-wire interface(Column 4, Line 67-Column 5, Line 6).
- 23. Regarding claim 41, Creedon and Kitamura not specifically discloses a method, wherein the predetermined number of "n" of consecutive bits is 15 bits. However, Kitamura discloses detecting a plurality of different bit patterns(Paragraph 38). It would be obvious and well within the knowledge of one skilled in the art to modify the method to have the predetermined number of "n" bits equal 15 bits, thereby decreasing the preamble length and resulting in smaller overhead.
- 24. Claims 6, 7, 11, 14-22 and 31-39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Creedon, Kitamura, and what is well known in the art.
- 25. Regarding claims 6 and 27, Creedon does not specifically disclose a system and method, wherein detecting at least the predetermined number of consecutive bits of a logical zero. However, official notice is being taken that pull-down resistors are well known in the art and easily replace pull up resistors when a default zero logic is desired instead of logic one(see

Whitney et al.(US2003/0025587)(Paragraph 69)). It would have been obvious to one of ordinary skill in the art to replace the pull-up resistor with a pull-down resistor so the master can detect logical zeros as the preamble.

Page 7

- 26. Regarding claim 7, a pull down resistor, as explained above, would pull the data wire low if no components are asserting binary values(see Whitney et al.(US2003/0025587)(Paragraph 69)).
- 27. Regarding claims 11 and 14, Creedon does not specifically disclose a method, wherein the data wire is pulled low when no components are asserting binary values on the data wire. However, official notice is being taken that pull-down resistors are well known in the art and easily replace pull up resistors when a default zero logic is desired instead of logic one(see Whitney et al.(US2003/0025587)(Paragraph 69)). It would have been obvious to one of ordinary skill in the art to replace the pull-up resistor with a pull-down resistor so that the data wire is pulled low when no components are asserting binary values on the data wire.
- 28. Regarding claims 15-18 Creedon discloses an MDIO interface but does not specifically disclose a method, wherein, determining that a read or write operation is to be performed with an extended or shorter address as compared to other frames communicated over the data wire. However, official notice is being taken components having different size addresses in the MDIO interface is well known in the art(see IEEE 802.3 standard, Section 45.1 Overview). It would have been obvious to one of ordinary skill in the art to determine a read or write operation is to be performed with an extended or shorter address as compared to other frames since this give the ability to access more device register while retaining logical compatibility with the MDIO interface defined in Clause 22 of the IEEE 802.3 standard.
- 29. Regarding claims 19 and 20, Creedon does not specifically disclose a method, wherein determining that a read or write operation is to be performed with cyclic redundancy checking

over the data wire. However, official notice is being taken CRC checking is well known in the art(see CRC definition submitted with this office action). It would have been obvious to one of ordinary skill in the art to use CRC checking to ensure there are no errors during transmission.

Page 8

- 30. Regarding claims 21 and 22, Creedon does not specifically disclose a method, wherein determining that a read or write operation is to be performed with acknowledgements over the data wire. However, official notice is being taken acknowledgements are well known in the art(see ACK definition submitted with this office action). It would have been obvious to one of ordinary skill in the art to use acknowledgements since this would ensure the master and slave receiving data properly.
- 31. Regarding claims 31-39, Creedon does not specifically disclose a master component, wherein the master component is implemented in a laser transmitter/receiver and the various types of laser transmitter/receivers. However, official notice is being taken, that it is well known in the art to use various types of laser transmitter/receivers(see Nelson et al.(US2005/0111845)(Paragraph 78). It would have been obvious to use any types of laser transmitter/receivers to increase compatibility and realize various data rates applicable to each specific situation or environment.

Response to Arguments

- 32. Applicant's arguments filed September 27, 2010 have been fully considered but they are not persuasive.
- 33. Applicant argues that Kitamura does the opposite polarity bit being interspersed among the data at a regular frequency that is at least every "n" bits. Examiner respectfully disagrees. Kitamura discloses the opposite polarity bit being interspersed among the data at a regular frequency that is at least every "n" bits(Paragraph 3). The claim language does not specify the

value of data bits. Kitamura discloses the opposite polarity bit being interspersed among the data string of consecutive 1's at a regular frequency that is at least every "n" bits. Thus, Kitamura does disclose the opposite polarity bit being interspersed among the data(data of consecutive 1's) in at a regular frequency that is at least every "n" bits

34. Therefore, applicant's arguments are not persuasive.

Conclusion

35. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to NIMESH G. PATEL whose telephone number is (571)272-3640. The examiner can normally be reached on M-F, 8:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rinehart H. Mark can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/814,483 Page 10

Art Unit: 2111

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Nimesh G Patel/ Examiner, Art Unit 2111

/Mark Rinehart/

Supervisory Patent Examiner, Art Unit 2111